

LMX9838 Bluetooth™ Serial Port Module

1.0 General Description

The National Semiconductor LMX9838 Bluetooth Serial Port module is a fully integrated Bluetooth 2.0 baseband controller, 2.4 GHz radio, crystal, antenna, LDO and discreets; combined to form a complete small form factor (10 mm x 17 mm x 2.0 mm) Bluetooth node.

All hardware and firmware is included to provide a complete solution from antenna through the complete lower and upper layers of the Bluetooth stack, up to the application including the Generic Access Profile (GAP), the Service Discovery Application Profile (SDAP), and the Serial Port Profile (SPP). The module includes a configurable service database to fulfil service requests for additional profiles on the host. Moreover, the LMX9838 is pre-qualified as a Bluetooth subsystem. Conformance testing through the Bluetooth qualification program enables a short time to market after system integration by insuring a high probability of compliance and interoperability.

Based on National's CompactRISC™ 16-bit processor architecture and Digital Smart Radio technology, the LMX9838 is optimized to handle the data and link management processing requirements of a Bluetooth node.

The firmware supplied in the on-chip ROM memory offers a complete Bluetooth (v2.0) stack including profiles and command interface. This firmware features point-to-point and point-to-multipoint link management supporting data rates up to the theoretical maximum over RFCOMM of 704 kbps. The internal memory supports up to 7 active Bluetooth data links and one active SCO link.


The on-chip Patch RAM provided for lowest cost and risk, allows the flexibility of firmware upgrade.

The module is lead free and RoHS (Restriction of Hazardous Substances) compliant. For more information on those quality standards, please visit our green compliance website at <http://www.national.com/quality/green/>

1.1 APPLICATIONS

- Telemedicine/Medical, Industrial and Scientific.
- Personal Digital Assistants
- POS Terminals
- Data Logging Systems
- Audio Gateway applications

2.0 Functional Block Diagram



CompactRISC is a trademark of National Semiconductor Corporation.
Bluetooth is a trademark of Bluetooth SIG, Inc. and is used under license by National Semiconductor.

Table of Contents

1.0	General Description	1	10.0	Integrated Firmware	15
1.1	APPLICATIONS	1	10.1	FEATURES	15
2.0	Functional Block Diagram	1	10.1.1	Operation Modes	15
3.0	Features	3	10.1.2	Default Connections	15
3.1	DIGITAL HARDWARE	3	10.1.3	Event Filter	15
3.2	FIRMWARE	3	10.1.4	Default Link Policy	15
3.3	DIGITAL SMART RADIO	3	10.1.5	Audio Support	15
3.4	PHYSICAL	3	11.0	Low Power Modes	17
4.0	Order Information	3	11.1	POWER MODES	17
5.0	Connection Diagram	4	11.2	ENABLING AND DISABLING UART	
6.0	Pad Description	5		TRANSPORT	18
7.0	General Specifications	7	11.2.1	Hardware Wake up functionality	18
7.1	DC CHARACTERISTICS	8	11.2.2	Disabling the UART transport layer	18
7.2	RF PERFORMANCE CHARACTERISTICS	9	11.2.3	LMX9838 enabling the UART interface	18
8.0	Functional Description	10	11.2.4	Enabling the UART transport layer from the host	18
8.1	BASEBAND AND LINK MANAGEMENT				18
	PROCESSORS	10	12.0	Command Interface	19
8.1.1	Bluetooth Lower Link Controller	10	12.1	FRAMING	19
8.1.2	Bluetooth Upper Layer Stack	10	12.1.1	Start and End Delimiter	19
8.1.3	Profile support	10	12.1.2	Packet Type ID	19
8.1.4	Application with command interface	10	12.1.3	Opcode	19
8.1.5	Memory	10	12.1.4	Data Length	19
8.2	TRANSPORT PORT - UART	10	12.1.5	Checksum	19
8.3	AUDIO PORT	11	12.2	COMMAND SET OVERVIEW	20
8.3.1	Advanced Audio Interface	11	13.0	Application notes	25
8.4	AUXILIARY PORTS	12	13.1	FILTERED POWER SUPPLY	25
8.4.1	RESET#	12	13.2	FREQUENCY AND BAUDRATE SELECTION	25
8.4.2	General Purpose I/Os	12	14.0	Reference Design	29
9.0	Digital Smart Radio	13	15.0	Soldering	30
9.1	FUNCTIONAL DESCRIPTION	13	16.0	Physical Dimensions	32
9.2	RECEIVER FRONT-END	13	17.0	Top marking	32
9.2.1	Poly-Phase Bandpass Filter	13	18.0	Antenna Design recommendation	33
9.2.2	Hard-Limiter and RSSI	13	19.0	FCC instructions	34
9.3	RECEIVER BACK-END	13	19.1	SAFETY INFORMATION FOR RF EXPOSURE	34
9.3.1	Frequency Discriminator	13	19.1.1	FCC Radiation Exposure Statement	34
9.3.2	Post-Detection Filter and Equalizer	13	19.1.2	End Product Labeling	34
9.4	AUTOTUNING CIRCUITRY	13	19.1.3	End Product Manual Information	34
9.5	SYNTHESIZER	13	19.2	RADIO FREQUENCY INTERFERENCE STATE-	
9.5.1	Phase-Frequency Detector	13		MENT	34
9.6	TRANSMITTER CIRCUITRY	14	19.2.1	INFORMATION TO THE USER	34
9.6.1	IQ-DA Converters and TX Mixers	14	19.2.2	FCC Compliance Information	34
9.6.2	32 kHz Oscillator	14	20.0	Datasheet Revision History	35

3.0 Features

- Compliant with the Bluetooth 2.0 Core Specification
- Better than -80 dBm input sensitivity
- Class 2 operation
- Low power consumption
- High integration:
 - Implemented in 0.18 μ m CMOS technology
 - Includes antenna, Crystal, EEPROM, LDO
- FCC certified:
 - FCC ID: ED9LMX9838
- FCC compliance (see Section 19.0): The device complies with Part 15 of FCC Rules. Operation is subject to the following two conditions:
 - This device may not cause harmful interference
 - This device must accept any interference received, including interference that may cause undesired operation
- IC certified:
 - IC: 1520A-LMX9838
- Bluetooth SIG QD ID: B012394

3.1 DIGITAL HARDWARE

- Baseband and Link Management processors
- CompactRISC Core
- Embedded ROM and Patch RAM memory
- UART Command/Data Port:
 - Support for up to 921.6k baud rate
- Auxiliary Host Interface Ports:
 - Link Status
 - Transceiver Status (Tx or Rx)
- Advanced Power Management (APM) features
- Advanced Audio Interface for external PCM codec

3.2 FIRMWARE

- Complete Bluetooth Stack including:
 - Baseband and Link Manager
 - L2CAP, RFCOMM, SDP
 - Profiles:
 - GAP
 - SDAP
 - SPP
- Additional Profile support on Host. e.g:
 - Dial Up Networking (DUN)
 - Facsimile Profile (FAX)
 - File Transfer Protocol (FTP)
 - Object Push Profile (OPP)
 - Synchronization Profile (SYNC)
 - Headset (HSP)
 - Handsfree Profile (HFP)
 - Basic Imaging Profile (BIP)
 - Basic Printing Profile (BPP)
- On-chip application including:

- Default connections
- Command Interface:
 - Link setup and configuration (also Multipoint)
 - Configuration of the module
 - Service database modifications
- UART Transparent mode
- Optimized cable replacement:
 - Automatic transparent mode
 - Event filter

3.3 DIGITAL SMART RADIO

- Supports low-power mode with:
 - Optional 32.768 kHz oscillator
- Synthesizer:
 - Integrated crystal oscillator (VCO)
 - Provides all clocking for radio and baseband functions
- Embedded antenna
- Integrated transmit/receive switch (full duplex operation via antenna port)
- Better than -80 dBm input sensitivity
- 0 dBm typical output power

3.4 PHYSICAL

- Compact size - 10 mm x 17 mm x 2.0 mm
- Complete system interface provided in Lead Grid Array on underside for surface mount assembly


4.0 Order Information

Table 1. Order Information

Order Number	Spec	Shipment Method
LMX9838SB	NOPB ^a	388 pcs Tray
LMX9838SBX	NOPB ^a	2500 pcs Tape & Reel

a. NOPB = No Pb (No Lead)

5.0 Connection Diagram



X-ray - Top View

6.0 Pad Description

Table 2. SYSTEM Interface Signals

Pad Name	Pad Location	Type	Default Layout	Description
OP3	16	I		OP3: Pin checked during Startup Sequence for configuration option
OP4/PG4	26	OP4: I PG4: I/O		OP4: Pin checked during Startup Sequence for configuration option PG4: GPIO
OP5	25	I/O		OP5: Pin checked during Startup Sequence for configuration option
32K-	28	O	NC (if not used)	32.768 kHz Crystal Oscillator.
32K+	27	I	GND (if not used)	32.768 kHz Crystal Oscillator.

Table 3. UART Interface Signals

Pad Name	Pad Location	Type	Default Layout	Description
RXD	12	I		Host Serial Port Receive Data
TXD	13	O		Host Serial Port Transmit Data
RTS# ^a	14	O	NC (if not used)	Host Serial Port Request To Send (active low)
CTS# ^b	15	I	GND (if not used)	Host Serial Port Clear To Send (active low)

a. Treat as No Connect if RTS is not used. Pad required for mechanical stability.

b. Connect to GND if CTS is not use.

Table 4. Auxiliary Ports Interface Signals

Pad Name	Pad Location	Type	Default Layout	Description
RESET#	2	I	Low active, either NC or connect to host	Module Reset (active low)
XOSCEN	8	O		Host main Clock Request. Toggles with Main crystal (X1) enable/disable
PG6	7	I/O		GPIO - Default setup LINK STATUS indication
PG7	19	I/O		GPIO - Default setup RF traffic LED indication

Table 5. Audio Interface Signals

Pad Name	Pad Location	Type	Default Layout	Description
SCLK	20	I/O		Audio PCM Interface Clock
SFS	21	I/O		Audio PCM Interface Frame Synchronization
STD	22	O		Audio PCM Interface Transmit Data Output
SRD	23	I		Audio PCM Interface Receive Data Input

6.0 Pad Description (continued)

Table 6. Power, Ground and No Connect Signals

Pad Name	Pad Location	Type	Default Layout	Description
MVCC	6	I		Module internal Voltage Regulator Input
VCC_CORE	9	I/O		1.8V Voltage Regulator Input/Output
VCC	10	I		Voltage Regulator Input Baseband
VCC_IO	11	I		Power Supply I/O
GND	3,4,17,18,24, 29,30,31,32	I	GND	Must be connected to ground plane
NC	1,5,33,34,35, 36,37,38,39, 40		NC	Place Pads for stability. See Land Pattern in Section 16.0
NC	41,42,43,44, 45,46,47,48, 49,50,51,52, 53,54,55,56, 57,58,59,60, 61,62,63,64, 65,66,67,68, 69,70		NC	DO NOT PLACE ANY PADS. See Land Pattern in Section 16.0

7.0 General Specifications

Absolute Maximum Ratings (see Table 7) indicate limits beyond which damage to the device may occur. Operating Ratings (see Table 8) indicate conditions for which the device is intended to be functional.

This device is a high performance RF integrated circuit and is ESD sensitive. Handling and assembly of this device should be performed at ESD free workstations.

The following conditions are true unless otherwise stated in the tables below:

- $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
- $V_{CC} = 3.3\text{V}$
- RF system performance specifications are guaranteed on National Semiconductor FlagStaff board rev 0.1 reference design platform

Table 7. Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit
VCC	Digital Voltage Regulator input	-0.2	4.0	V
V _I	Voltage on any pad with GND = 0V	-0.2	VCC + 0.2	V
T _S	Storage Temperature Range	-65	+150	°C
T _L	Lead Temperature ^a (solder 4 sec.)		225	°C
T _{LNOPB}	Lead Temperature NOPB ^{a,b} (solder 40 sec.)		250	°C
ESD _{HBM}	ESD - Human Body Model		2000	V
ESD _{MM}	ESD - Machine Model		200 ^c	V
ESD _{CDM}	ESD - Charge Device Model		250	V

a. Reference IPC/JDEC J-STD-20C spec.

b. NOPB = No Pb (No Lead)

c. A 200V ESD rating applies to all pins except Antenna Pin.

Table 8. Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Unit
MVCC	Module internal Voltage Regulator Input	3.0	3.3	6.0	V
VCC	Digital Voltage Regulator input	2.5	3.3	3.6	V
T _R	Digital Voltage Regulator Rise Time			10	us
T _A	Ambient Operating Temperature Range Fully Functional Bluetooth Node	-40	+25	+85	°C
VCC_IO ^a	Supply Voltage Digital I/O	1.8	3.3	3.6	V
VCC_CORE	Supply Voltage Output ^b		1.8		V

a. VCC must be > (VCC_IO - 0.5V) to avoid backdrive supply

b. Should not be used for external supplies.

Table 9. Power Supply Requirements^{a,b}

Symbol	Parameter	Min	Typ ^c	Max	Unit
I _{CC-TX}	Power supply current for continuous transmit			65	mA
I _{CC-RX}	Power supply current for continuous receive			65	mA
I _{RXSL}	Receive Data in SPP Link, Slave		26		mA
I _{RXM}	Receive Data in SPP Link, Master		23		mA
I _{SnM}	Sniff Mode, Sniff interval 1 second		6.5		mA
I _{SC-TLDIS}	Scanning, No Active Link, TL Disabled		1.1		mA

a. Power supply requirements based on Class II output power.

b. Based on UART Baudrate 115.2kbit/s.

c. VCC = 3.3V, Ambient Temperature = +25 °C.

7.0 General Specifications (continued)

7.1 DC CHARACTERISTICS

Table 10. Digital DC Characteristics

Symbol	Parameter	Condition	Min	Max	Units
V_{IH}	Logical 1 Input Voltage high (except oscillator I/O)	$3.0V \leq VCC \leq 3.6V$	2.0	$VCC + 0.2$	V
V_{IL}	Logical 0 Input Voltage low (except oscillator I/O)	$3.0V \leq VCC \leq 3.6V$	-0.2	0.8	V
V_{HYS}	Hysteresis Loop Width ^a		$0.1 \times VCC$		V
I_{OH}	Logical 1 Output Current	$V_{OH} = 2.4V$, $VCC = 3.0V$	-10		mA
I_{OL}	Logical 0 Output Current	$V_{OH} = 0.4V$, $VCC = 3.0V$	10		mA

a. Guaranteed by design.

7.0 General Specifications (continued)

7.2 RF PERFORMANCE CHARACTERISTICS

- In the performance characteristics tables the following applies:
- All tests performed are based on Bluetooth Test Specification revision 2.0
- All tests are measured at antenna port unless otherwise specified

■ $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$

■ $V_{DD_RF} = 2.8\text{V}$ unless otherwise specified

RF system performance specifications are guaranteed on National Semiconductor Flagstaff Board rev 0.1 reference design platform.

Table 11. Receiver Performance Characteristics

Symbol	Parameter	Condition	Min	Typ ^a	Max	Unit
RX _{sense}	Receive Sensitivity	BER < 0.001 2.402 GHz		-80	-76	dBm
		2.441 GHz		-80	-76	dBm
		2.480 GHz		-80	-76	dBm
PinRF	Maximum Input Level		-10	0		dBm
IMP ^b	Intermodulation Performance	$F_1 = +3\text{ MHz}$, $F_2 = +6\text{ MHz}$, $P_{inRF} = -64\text{ dBm}$	-38	-36		dBm
RSSI	RSSI Dynamic Range at LNA Input		-72		-52	dBm
OOB ^b	Out Of Band Blocking Performance	$P_{inRF} = -10\text{ dBm}$, $30\text{ MHz} < F_{CWI} < 2\text{ GHz}$, BER < 0.001	-10			dBm
		$P_{inRF} = -27\text{ dBm}$, $2000\text{ MHz} < F_{CWI} < 2399\text{ MHz}$, BER < 0.001	-27			dBm
		$P_{inRF} = -27\text{ dBm}$, $2498\text{ MHz} < F_{CWI} < 3000\text{ MHz}$, BER < 0.001	-27			dBm
		$P_{inRF} = -10\text{ dBm}$, $3000\text{ MHz} < F_{CWI} < 12.75\text{ GHz}$, BER < 0.001	-10			dBm

a. Typical operating conditions are at 2.8V operating voltage and 25°C ambient temperature.

b. The $f_0 = -64\text{ dBm}$ Bluetooth modulated signal, $f_1 = -39\text{ dBm}$ sine wave, $f_2 = -39\text{ dBm}$ Bluetooth modulated signal, $f_0 = 2f_1 - f_2$, and $|f_2 - f_1| = n * 1\text{ MHz}$, where n is 3, 4, or 5. For the typical case, n = 3.

Notes: All RF performance are tested prior to the antenna.

8.0 Functional Description

8.1 BASEBAND AND LINK MANAGEMENT PROCESSORS

Baseband and Lower Link control functions are implemented using a combination of National Semiconductor's CompactRISC 16-bit processor and the Bluetooth Lower Link Controller. These processors operate from integrated ROM memory and RAM and execute on-board firmware implementing all Bluetooth functions.

8.1.1 Bluetooth Lower Link Controller

The integrated Bluetooth Lower Link Controller (LLC) complies with the Bluetooth Specification version 2.0 and implements the following functions:

- Adaptive Frequency Hopping
- Interlaced Scanning
- Fast Connect
- Support for 1, 3, and 5 slot packet types
- 79 Channel hop frequency generation circuitry
- Fast frequency hopping at 1600 hops per second
- Power management control
- Access code correlation and slot timing recovery

8.1.2 Bluetooth Upper Layer Stack

The integrated upper layer stack is prequalified and includes the following protocol layers:

- L2CAP
- RFComm
- SDP

8.1.3 Profile support

The on-chip application of the LMX9838 allows full stand-alone operation, without any Bluetooth protocol layer necessary outside the module. It supports the Generic Access Profile (GAP), the Service Discovery Application Profile (SDAP), and the Serial Port Profile (SPP).

The on-chip profiles can be used as interfaces to additional profiles executed on the host. The LMX9838 includes a configurable service database to answer requests with the profiles supported.

8.1.4 Application with command interface

The module supports automatic slave operation eliminating the need for an external control unit. The implemented transparent option enables the chip to handle incoming data raw, without the need for packaging in a special format. The device uses a pin to block unallowed connections. This pincode can be fixed or dynamically set.

Acting as master, the application offers a simple but versatile command interface for standard Bluetooth operation like inquiry, service discovery, or serial port connection. The firmware supports up to seven slaves. Default Link Policy settings and a specific master mode allow optimized configuration for the application specific requirements. See also Section "Integrated Firmware" on page 15.

8.1.5 Memory

The LMX9838 introduces 16 kB of combined system and Patch RAM memory that can be used for data and/or code

upgrades of the ROM based firmware. Due to the flexible startup used for the LMX9838 operating parameters like the Bluetooth Device Address (BD_ADDR) are defined during boot time. This allows reading out the parameters of an internal EEPROM or programming them directly over UART.

8.2 TRANSPORT PORT - UART

The LMX9838 provides one Universal Asynchronous Receiver Transmitter (UART). The UART interface consists out of Receive (RX), Transmit (TX), Ready-to-Send (RTS) and Clear-to-Send signals. RTS and CTS are used for hardware handshaking between the host and the LMX9838. Since the LMX9838 acts as gateway between the bluetooth and the UART interface, National Semiconductor recommends to use the handshaking signals especially for transparent operation. In case two signals are used CTS needs to be pulled to GND. Please refer also to "LMX9838 Software User's Guide" for detailed information on 2-wire operation.

The UART interface supports formats of 8-bit data with or without parity, with one or two stop bits. It can operate at standard baud rates from 2400bits/s up to a maximum baud rate of 921.6kbits/s. DMA transfers are supported to allow for fast processor independent receive and transmit operation.

The UART baudrate is configured during startup by checking option pins OP3, OP4 and OP5. Table 13 on page 11 gives the correspondence between the OP pins settings and the UART speed.

The UART offers wakeup from the power save modes via the multi-input wakeup module. When the LMX9838 is in low power mode, RTS# and CTS# can function as Host_WakeUp and Bluetooth_WakeUp respectively. Table 12 on page 11 represents the operational modes supported by the firmware for implementing the transport via the UART.

8.0 Functional Description (continued)

Table 12. UART Operation Modes

Item	Range	Default at Power-Up
Baud Rate	2.4 to 921.6 kbits/s	Either configured by option pins or NVS
Flow Control	RTS#/CTS# or None	RTS#/CTS#
Parity	Odd, Even, None	None
Stop Bits	1,2	1
Data Bits	8	8

Table 13. UART frequency settings

OP3 ^a	OP4 ^b	OP5 ^c	Function
1	0	0	UART speed read from NVS
1	0	1	UART speed 9.6 kbps
1	1	0	UART speed 115.2 kbps
1	1	1	UART speed 921.6 kbps

a. If OP3 is 1, must use 1K pull up

b. If OP4 is 1, must use 1K pull up

c. If OP5 is 1, must use 1K pull up

8.3 AUDIO PORT

8.3.1 Advanced Audio Interface

The Advanced Audio Interface (AAI) is an advanced version of the Synchronous Serial Interface (SSI) that provides a full-duplex communications port to a variety of industry-standard 13/14/15/16-bit linear or 8-bit log PCM codecs, DSPs, and other serial audio devices.

The interface allows the support one codec or interface. The firmware selects the desired audio path and interface configuration by a parameter that is located in RAM (imported from non-volatile storage or programmed during boot-up). The audio path options include the OKI MSM7717 codec,

the Winbond W681360/W681310 codecs and the PCM slave through the AAI.

In case an external codec or DSP is used the LMX9838 audio interface generates the necessary bit and frame clock driving the interface.

Table 14 on page 11 summarizes the audio path selection and the configuration of the audio interface at the specific modes.

The LMX9838 supports one SCO link.

Table 14. Audio path configuration

Audio setting	Interface	Format	AAI Bit Clock	AAI Frame Clock	AAI Frame Sync Pulse Length
OKI MSM7717	Advanced audio interface	8-bit log PCM (a-law only)	480 KHz	8 KHz	14 Bits
OKI MSM7717	Advanced audio interface	8-bit log PCM (a-law only)	520 KHz	8 KHz	14 Bits
Winbond W681310	Advanced audio interface	8 bit log PCM A-law and u-law	520 KHz	8 KHz	14 Bits
Winbond W681360	Advanced audio interface	13-bit linear	520 KHz	8 KHz	13 Bits

8.0 Functional Description (continued)

Table 14. Audio path configuration

Audio setting	Interface	Format	AAI Bit Clock	AAI Frame Clock	AAI Frame Sync Pulse Length
PCM slave ^a	Advanced audio interface	8/16 bits	128 - 1024 KHz	8 KHz	8/16 Bits

a. In PCM slave mode, parameters are stored in NVS. Bit clock and frame clock must be generated by the master.

PCM slave configuration example: PCM slave uses the slot 0, 1 slot per frame, 16 bit linear mode, long frame sync, normal frame sync. In this case, 0x03E0 should be stored in NVS. See "LMX9838 Software User's Guide" for more details.

8.4 AUXILIARY PORTS

8.4.1 RESET#

The RESET# is active low and will put radio and baseband into reset.

8.4.2 General Purpose I/Os

The LMX9838 offers 3 pins which either can be used as indication and configuration pins or can be used for General Purpose functionality. The selection is made out of settings derived out of the power up sequence.

In General Purpose configuration the pins are controlled hardware specific commands giving the ability to set the direction, set them to high or low or enable a weak pull-up.

In alternate function the pins have pre-defined indication functionality. Please see Table 15 on page 12 for a description on the alternate indication functionality.

Table 15. Alternate GPIO pin configuration

Pin	Description
OP4/PG4	Operation Mode pin to configure Transport Layer settings during boot-up
PG6	GPIO - Link Status indication
PG7	RF Traffic indication

9.0 Digital Smart Radio

9.1 FUNCTIONAL DESCRIPTION

The integrated Digital Smart Radio utilizes a heterodyne receiver architecture with a low intermediate frequency (2 MHz) such that the intermediate frequency filters can be integrated on chip. The receiver consists of a low-noise amplifier (LNA) followed by two mixers. The intermediate frequency signal processing blocks consist of a poly-phase bandpass filter (BPF), two hard-limiters (LIM), a frequency discriminator (DET), and a post-detection filter (PDF). The received signal level is detected by a received signal strength indicator (RSSI).

The received frequency equals the local oscillator frequency (fLO) plus the intermediate frequency (fIF):

$$f_{RF} = f_{LO} + f_{IF} \text{ (supradyn)}$$

The radio includes a synthesizer consisting of a phase detector, a charge pump, an (off-chip) loop-filter, an RF-frequency divider, and a voltage controlled oscillator (VCO).

The transmitter utilizes IQ-modulation with bit-stream data that is gaussian filtered. Other blocks included in the transmitter are a VCO buffer and a power amplifier (PA).

9.2 RECEIVER FRONT-END

The receiver front-end consists of a low-noise amplifier (LNA) followed by two mixers and two low-pass filters for the I- and Q-channels.

The intermediate frequency (IF) part of the receiver front-end consists of two IF amplifiers that receive input signals from the mixers, delivering balanced I- and Q-signals to the poly-phase bandpass filter. The poly-phase bandpass filter is directly followed by two hard-limiters that together generate an AD-converted RSSI signal.

9.2.1 Poly-Phase Bandpass Filter

The purpose of the IF bandpass filter is to reject noise and spurious (mainly adjacent channel) interference that would otherwise enter the hard limiting stage. In addition, it takes care of the image rejection.

The bandpass filter uses both the I- and Q-signals from the mixers. The out-of-band suppression should be higher than 40 dB ($f < 1$ MHz, $f > 3$ MHz). The bandpass filter is tuned over process spread and temperature variations by the autotuner circuitry. A 5th order Butterworth filter is used.

9.2.2 Hard-Limiter and RSSI

The I- and Q-outputs of the bandpass filter are each followed by a hard-limiter. The hard-limiter has its own reference current. The RSSI (Received Signal Strength Indicator) measures the level of the RF input signal.

The RSSI is generated by piece-wise linear approximation of the level of the RF signal. The RSSI has a mV/dB scale, and an analog-to-digital converter for processing by the baseband circuit. The input RF power is converted to a 5-bit value. The RSSI value is then proportional to the input power (in dBm).

The digital output from the ADC is sampled on the BPK-TCTL signal low-to-high transition.

9.3 RECEIVER BACK-END

The hard-limiters are followed by a two frequency discriminators. The I-frequency discriminator uses the 90° phase-shifted signal from the Q-path, while the Q-discriminator uses the 90° phase-shifted signal from the I-path. A poly-phase bandpass filter performs the required phase shifting. The output signals of the I- and Q-discriminator are subtracted and filtered by a low-pass filter. An equalizer is added to improve the eye-pattern for 101010 patterns.

After equalization, a dynamic AFC (automatic frequency offset compensation) circuit and slicer extract the RX_DATA from the analog data pattern. It is expected that the Eb/No of the demodulator is approximately 17 dB.

9.3.1 Frequency Discriminator

The frequency discriminator gets its input signals from the limiter. A defined signal level (independent of the power supply voltage) is needed to obtain the input signal. Both inputs of the frequency discriminator have limiting circuits to optimize performance. The bandpass filter in the frequency discriminator is tuned by the autotuning circuitry.

9.3.2 Post-Detection Filter and Equalizer

The output signals of the FM discriminator first go through a post-detection filter and then through an equalizer. Both the post-detection filter and equalizer are tuned to the proper frequency by the autotuning circuitry. The post-detection filter is a low-pass filter intended to suppress all remaining spurious signals, such as the second harmonic (4 MHz) from the FM detector and noise generated after the limiter.

The post-detection filter also helps for attenuating the first adjacent channel signal. The equalizer improves the eye-opening for 101010 patterns. The post-detection filter is a third order Butterworth filter.

9.4 AUTOTUNING CIRCUITRY

The autotuning circuitry is used for tuning the bandpass filter, the detector, the post-detection filter, the equalizer, and the transmit filters for process and temperature variations. The circuit also includes an offset compensation for the FM detector.

9.5 SYNTHESIZER

The synthesizer consists of a phase-frequency detector, a charge pump, a low-pass loop filter, a programmable frequency divider, a voltage-controlled oscillator (VCO), a delta-sigma modulator, and a lookup table.

The frequency divider consists of a divide-by-2 circuit (divides the 5 GHz signal from the VCO down to 2.5 GHz), a divide-by-8-or-9 divider, and a digital modulus control. The delta-sigma modulator controls the division ratio and also generates an input channel value to the lookup table.

9.5.1 Phase-Frequency Detector

The phase-frequency detector is a 5-state phase-detector. It responds only to transitions, hence phase-error is independent of input waveform duty cycle or amplitude variations. Loop lockup occurs when all the negative transitions on the inputs, F_REF and F_MOD, coincide. Both outputs (i.e., Up and Down) then remain high. This is equal to the

9.0 Digital Smart Radio (continued)

zero error mode. The phase-frequency detector input frequency range operates at 12MHz.

9.6 TRANSMITTER CIRCUITRY

The transmitter consists of ROM tables, two Digital to Analog (DA) converters, two low-pass filters, IQ mixers, and a power amplifier (PA).

The ROM tables generate a digital IQ signal based on the transmit data. The output of the ROM tables is inserted into IQ-DA converters and filtered through two low-pass filters. The two signal components are mixed up to 2.5 GHz by the TX mixers and added together before being inserted into the transmit PA.

9.6.1 IQ-DA Converters and TX Mixers

The ROM output signals drive an I- and a Q-DA converter. Two Butterworth low-pass filters filter the DA output signals. The 6 MHz clock for the DA converters and the logic circuitry around the ROM tables are derived from the autotuner.

The TX mixers mix the balanced I- and Q-signals up to 2.4-2.5 GHz. The output signals of the I- and Q-mixers are summed.

9.6.2 32 kHz Oscillator

A oscillator is provided (see Figure 1) that is tuned to provide optimum performance and low-power consumption while operating with a 32.768 kHz crystal. An external crys-

tal clock network is required between the 32k+ clock input (pad 27) and the 32k- clock output (pad 28) signals. The oscillator is built in a Pierce configuration and uses two external capacitors. Table 16 provides the oscillator's specifications.

In case the 32Khz is not used, it is recommended to leave 32k- open and connect 32k+ to GND.




Figure 1. 32.768 kHz Oscillator

Table 16. 32.768 kHz Oscillator Specifications

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V_{DD}	Supply Voltage		1.62	1.8	1.98	V
I_{DDACT}	Supply Current (Active)			2		μA
f	Nominal Output Frequency			32.768		kHz
V_{PPOS}	Oscillating Amplitude			1.8		V
	Duty Cycle		40	-	60	%

10.0 Integrated Firmware

The LMX9838 includes the full Bluetooth stack up to RFComm to support the following profiles:

- GAP (Generic Access Profile)
- SDAP (Service Discovery Application Profile)
- SPP (Serial Port Profile)

Figure 2 shows the Bluetooth protocol stack with command interpreter interface. The command interpreter offers a number of different commands to support the functionality given by the different profiles. Execution and interface timing is handled by the control application.

The chip has an internal data area in RAM that includes the parameters shown in Table 17 on page 16.




Figure 2. LMX9838 Software Implementation

10.1 FEATURES

10.1.1 Operation Modes

On boot-up, the application configures the module following the parameters in the data area.

Automatic Operation

No Default Connections Stored:

In Automatic Operation the module is connectable and discoverable and automatically answers to service requests. The command interpreter listens to commands and links can be set up. The full command list is supported.

If connected by another device, the module sends an event back to the host, where the RFComm port has been connected, and switches to transparent mode.

Default Connections Stored:

If default connections were stored on a previous session, once the LMX9838 is reset, it will attempt to connect each device stored within the data RAM three times. The host will be notified about the success of the link setup via a link status event.

Non-Automatic Operation

In Non-Automatic Operation, the LMX9838 does not check the default connections section within the Data RAM. If connected by another device, it will NOT switch to trans-

parent mode and continue to interpret data sent on the UART.

Transparent Mode

The LMX9838 supports transparent data communication from the UART interface to a bluetooth link.

If activated, the module does not interpret the commands on the UART which normally are used to configure and control the module. The packages don't need to be formatted as described in Table 19 on page 19. Instead all data are directly passed through the firmware to the active bluetooth link and the remote device.

Transparent mode can only be supported on a point-to-point connection. To leave Transparent mode, the host must send a UART_BREAK signal to the module

Force Master Mode

In Force Master mode tries to act like an access point for multiple connections. For this it will only accept the link if a Master/slave role switch is accepted by the connecting device. After successful link establishment the LMX9838 will be Master and available for additional incoming links. On the first incoming link the LMX9838 will switch to transparent depending on the setting for automatic or command mode. Additional links will only be possible if the device is not in transparent mode.

10.1.2 Default Connections

The LMX9838 supports the storage of up to 3 devices within its NVS. Those connections can either be connected after reset or on demand using a specific command.

10.1.3 Event Filter

The LMX9838 uses events or indicators to notify the host about successful commands or changes at the bluetooth interface. Depending on the application the LMX9838 can be configured. The following levels are defined:

- No Events:
 - The LMX9838 is not reporting any events. Optimized for passive cable replacement solutions.
- Standard LMX9838 events:
 - only necessary events will be reported
- All events:
 - Additional to the standard all changes at the physical layer will be reported.

10.1.4 Default Link Policy

Each Bluetooth Link can be configured to support M/S role switch, Hold Mode, Sniff Mode and Park Mode. The default link policy defines the standard setting for incoming and outgoing connections.

10.1.5 Audio Support

The LMX9838 offers commands to establish and release synchronous connections (SCO) to support Headset or Handsfree applications. The firmware supports one active link with all available package types (HV1, HV2, HV3), routing the audio data between the bluetooth link and the advanced audio interface. In order to provide the analog data interface, an external audio codec is required. The LMX9838 includes a list of codecs which can be used.

10.0 Integrated Firmware (continued)

Table 17. Operation Parameters Stored in LMX9838NVS

Parameter	Default Value	Description
BDADDR	Programmed by NSC	Bluetooth device address
Local Name	Serial port device	
PinCode	0000	Bluetooth PinCode
Operation Mode	Automatic ON	Automatic mode ON or OFF
Default Connections	0	Up to seven default devices to connect to
SDP Database	1 SPP entry: Name: COM1 Authentication and encryption enabled	Service discovery database, control for supported profiles
UART Speed	9600	Sets the speed of the physical UART interface to the host
UART Settings	1 Stop bit, parity disabled	Parity and stop bits on the hardware UART interface
Ports to Open	0000 0001	Defines the RFCOMM ports to open
Link Keys	No link keys	Link keys for paired devices
Security Mode	2	Security mode
Page Scan Mode	Connectable	Connectable/Not connectable for other devices
Inquiry Scan Mode	Discoverable	Discoverable/Not Discoverable/Limited Discoverable for other devices
Default Link Policy	All modes allowed	Configures modes allowed for incoming or outgoing connections (Role switch, Hold mode, Sniff mode...)
Default Link Timeout	20 seconds	The Default Link Timeout configures the timeout, after which the link is assumed lost, if no packages have been received from the remote device.
Event Filter	Standard LMX9838 events reported	Defines the level of reporting on the UART - no events - standard events - standard including ACL link events
Default Audio Settings	none	Configures the settings for the external codec and the air format. <ul style="list-style-type: none"> Codecs: <ul style="list-style-type: none"> — Winbond W681360 — OKI MSM7717 / Winbond W681310 — PCM Slave Air Format: <ul style="list-style-type: none"> — CVSD — μ-Law — A-Law

11.0 Low Power Modes

The LMX9838 supports different Low Power Modes to reduce power in different operating situations. The modular structure of the LMX9838 allows the firmware to power down unused modules.

The Low power modes have influence on:

- UART transport layer
 - enabling or disabling the interface
- Bluetooth Baseband activity
 - firmware disables LLC and Radio if possible

11.1 POWER MODES

The following LMX9838 power modes, which depend on the activity level of the UART transport layer and the radio activity are defined:

The radio activity level mainly depends on application requirements and is defined by standard bluetooth operations like inquiry/page scanning or an active link.

A remote device establishing or disconnecting a link may also indirectly change the radio activity level.

The UART transport layer by default is enabled on device power up. In order to disable the transport layer the command "Disable Transport Layer" is used. Thus only the Host side command interface can disable the transport layer. Enabling the transport layer is controlled by the HW Wakeup signalling. This can be done from either the Host or the LMX9838. See also "LMX9838 Software User's Guide" for detailed information on timing and implementation requirements.

Table 18. Power Mode activity

Power Mode	UART activity	Radio activity	Reference Clock
PM0	OFF	OFF	none
PM1	ON	OFF	Main Clock
PM2	OFF	Scanning	Main Clock / 32.768khz
PM3	ON	Scanning	Main Clock
PM4	OFF	SPP Link	Main Clock
PM5	ON	SPP Link	Main Clock




Figure 3. Transition between different Hardware Power Modes

11.0 Low Power Modes (continued)

11.2 ENABLING AND DISABLING UART TRANSPORT

11.2.1 Hardware Wake up functionality

In certain usage scenarios the host is able to switch off the transport layer of the LMX9838 in order to reduce power consumption. Afterwards both devices, host and LMX9838 are able to shut down their UART interfaces.

In order to save system connections the UART interface is reconfigured to hardware wakeup functionality. For a detailed timing and command functionality please see also the "LMX9838 Software User's Guide".

The interface between host and LMX9838 is defined as described in Figure 4.




Figure 4. UART NULL modem connection

11.2.2 Disabling the UART transport layer

The Host can disable the UART transport layer by sending the "Disable Transport Layer" Command. The LMX9838 will empty its buffers, send the confirmation event and disable its UART interface. Afterwards the UART interface will be reconfigured to wake up on a falling edge of the CTS pin.

11.2.3 LMX9838 enabling the UART interface

As the Transport Layer can be disabled in any situation the LMX9838 must first make sure the transport layer is enabled before sending data to the host. Possible scenarios can be incoming data or incoming link indicators. If the UART is not enabled the LMX9838 assumes that the Host is sleeping and waking it up by activating RTS. To be able to react on that Wake up, the host has to monitor the CTS pin.

As soon as the host activates its RTS pin, the LMX9838 will first send a confirmation event and then start to transmit the events.

11.2.4 Enabling the UART transport layer from the host

If the host needs to send data or commands to the LMX9838 while the UART Transport Layer is disabled it must first assume that the LMX9838 is sleeping and wake it up using its RTS signal. When the LMX9838 detects the Wake-Up signal it activates the UART HW and acknowledges the Wake-Up signal by setting its RTS. Additionally the Wake up will be confirmed by a confirmation event. When the Host has received this "Transport Layer Enabled" event, the LMX9838 is ready to receive commands.

12.0 Command Interface

The LMX9838 offers Bluetooth functionality in either a self contained slave functionality or over a simple command interface. The interface is listening on the UART interface.

The following sections describe the protocol transported on the UART interface between the LMX9838 and the host in command mode (see Figure 5). In Transparent mode, no data framing is necessary and the device does not listen for commands.

12.1 FRAMING

The connection is considered "Error free". But for packet recognition and synchronization, some framing is used.

All packets sent in both directions are constructed per the model shown in Table 19.

12.1.1 Start and End Delimiter

The "STX" char is used as start delimiter: STX = 0x02. ETX = 0x03 is used as end delimiter.

12.1.2 Packet Type ID

This byte identifies the type of packet. See Table 20 for details.

12.1.3 Opcode

The opcode identifies the command to execute. The opcode values can be found within the "LMX9838 Software User's Guide" included within the LMX9838 Evaluation Board.

12.1.4 Data Length

Number of bytes in the Packet Data field. The maximum size is defined with 333 data bytes per packet.

12.1.5 Checksum:

This is a simple Block Check Character (BCC) checksum of the bytes "Packet type", "Opcode" and "Data Length". The BCC checksum is calculated as low byte of the sum of all bytes (e.g., if the sum of all bytes is 0x3724, the checksum is 0x24).




Figure 5. Bluetooth Functionality

Table 19. Package Framing

Start Delimiter	Packet Type ID	Opcode	Data Length	Checksum	Packet Data	End Delimiter
1 Byte	1 Byte	1 Byte	2 Bytes	1 Byte	<Data Length> Bytes	1 Byte
----- Checksum -----						

Table 20. Packet Type Identification

ID	Direction	Description
0x52 'R'	REQUEST (REQ)	A request sent to the Bluetooth module. All requests are answered by exactly one confirm.
0x43 'C'	Confirm (CFM)	The Bluetooth modules confirm to a request. All requests are answered by exactly one confirm.
0x69 'i'	Indication (IND)	Information sent from the Bluetooth module that is not a direct confirm to a request. Indicating status changes, incoming links, or unrequested events.
0x72 'r'	Response (RES)	An optional response to an indication. This is used to respond to some type of indication message.

12.0 Command Interface (continued)

12.2 COMMAND SET OVERVIEW

The LMX9838 has a well defined command set to:

- Configure the device:
 - Hardware settings
 - Local Bluetooth parameters
 - Service database
- Set up and handle links

Tables 21 through 31 show the actual command set and the events coming back from the device. A full documented description of the commands can be found in the "LMX9838 Software User's Guide".

Note: For standard Bluetooth operation only commands from Table 21 through Table 23 will be used. Most of the remaining commands are for configuration purposes only.

Table 21. Device Discovery

Command	Event	Description
Inquiry	Inquiry Complete	Search for devices
	Device Found	Lists BDADDR and class of device
Remote Device Name	Remote Device Name Confirm	Get name of remote device

Table 22. SDAP Client Commands

Command	Event	Description
SDAP Connect	SDAP Connect Confirm	Create an SDP connection to remote device
SDAP Disconnect	SDAP Disconnect Confirm	Disconnect an active SDAP link
	Connection Lost	Notification for lost SDAP link
SDAP Service Browse	Service Browse Confirm	Get the services of the remote device
SDAP Service Search	SDAP Service Search Confirm	Search a specific service on a remote device
SDAP Attribute Request	SDAP Attribute Request Confirm	Searches for services with specific attributes

Table 23. SPP Link Establishment

Command	Event	Description
Establish SPP Link	Establishing SPP Link Confirm	Initiates link establishment to a remote device
	Link Established	Link successfully established
	Incoming Link	A remote device established a link to the local device
Set Link Timeout	Set Link Timeout Confirm	Confirms the Supervision Timeout for the existing Link
Get Link Timeout	Get Link Timeout Confirm	Get the Supervision Timeout for the existing Link
Release SPP Link	Release SPP Link Confirm	Initiate release of SPP link
SPP Send Data	SPP Send Data Confirm	Send data to specific SPP port
	Incoming Data	Incoming data from remote device
Transparent Mode	Transparent Mode Confirm	Switch to Transparent mode on the UART

Table 24. Storing Default Connections

Command	Event	Description
Connect Default Connection	Connect Default Connection Confirm	Connects to either one or all stored default connections
Store Default Connection	Store Default Connection Confirm	Store device as default connection

12.0 Command Interface (continued)

Table 24. Storing Default Connections

Command	Event	Description
Get list of Default Connections	List of Default Devices	
Delete Default Connections	Delete Default Connections Confirm	

Table 25. Bluetooth Low Power Modes

Command	Event	Description
Set Default Link Policy	Set Default Link Policy Confirm	Defines the link policy used for any incoming or outgoing link.
Get Default Link Policy	Get Default Link Policy Confirm	Returns the stored default link policy
Set Link Policy	Set Link Policy Confirm	Defines the modes allowed for a specific link
Get Link Policy	Get Link Policy Confirm	Returns the actual link policy for the link
Enter Sniff Mode	Enter Sniff Mode Confirm	
Exit Sniff Mode	Exit Sniff Mode Confirm	
Enter Hold Mode	Enter Hold Mode Confirm	
	Power Save Mode Changed	Remote device changed power save mode on the link

Table 26. Audio Control Commands

Command	Event	Description
Establish SCO Link	Establish SCO Link Confirm	Establish SCO Link on existing RFCOMM Link
	SCO Link Established Indicator	A remote device has established a SCO link to the local device
Release SCO Link	Release SCO Link Confirm	Release SCO Link
	SCO Link Released Indicator	SCO Link has been released
Change SCO Packet Type	Change SCO Packet Type Confirm	Changes Packet Type for existing SCO link
	SCO Packet Type changed indicator	SCO Packet Type has been changed
Set Audio Settings	Set Audio Settings Confirm	Set Audio Settings for existing Link
Get Audio Settings	Get Audio Settings Confirm	Get Audio Settings for existing Link
Set Volume	Set Volume Confirm	Configure the volume
Get Volume	Get Volume Confirm	Get current volume setting
Mute	Mute Confirm	Mutes the microphone input

Table 27. Wake Up Functionality

Command	Event	Description
Disable Transport Layer	Transport Layer Enabled	Disabling the UART Transport Layer and activates the Hardware Wakeup function

12.0 Command Interface (continued)

Table 28. SPP Port Configuration and Status

Command	Event	Description
Set Port Config	Set Port Config Confirm	Set port setting for the “virtual” serial port link over the air
Get Port Config	Get Port Config Confirm	Read the actual port settings for a “virtual” serial port
	Port Config Changed	Notification if port settings were changed from remote device
SPP Get Port Status	SPP Get Port Status Confirm	Returns status of DTR, RTS (for the active RF-Comm link)
SPP Port Set DTR	SPP Port Set DTR Confirm	Sets the DTR bit on the specified link
SPP Port Set RTS	SPP Port Set RTS Confirm	Sets the RTS bit on the specified link
SPP Port BREAK	SPP Port BREAK	Indicates that the host has detected a break
SPP Port Overrun Error	SPP Port Overrun Error Confirm	Used to indicate that the host has detected an overrun error
SPP Port Parity Error	SPP Port Parity Error Confirm	Host has detected a parity error
SPP Port Framing Error	SPP Port Framing Error Confirm	Host has detected a framing error
	SPP Port Status Changed	Indicates that remote device has changed one of the port status bits

Table 29. Local Bluetooth Settings

Command	Event	Description
Read Local Name	Read Local Name Confirm	Read actual friendly name of the device
Write Local Name	Write Local Name Confirm	Set the friendly name of the device
Read Local BDADDR	Read Local BDADDR Confirm	
Change Local BDADDR	Change Local BDADDR Confirm	Note: The BDADDR is preprogrammed by NSC. It can not be retrieved if erased!
Store Class of Device	Store Class of Device Confirm	
Set Scan Mode	Set Scan Mode Confirm	Change mode for discoverability and connectability
	Set Scan Mode Indication	Reports end of Automatic limited discoverable mode
Get Fixed Pin	Get Fixed Pin Confirm	Reads current PinCode stored within the device
Set Fixed Pin	Set Fixed Pin Confirm	Set the local PinCode
	PIN request	a PIN code is requested during authentication of an ACL link
Get Security Mode	Get Security Mode Confirm	Get actual Security mode
Set Security Mode	Set Security Mode Confirm	Configure Security mode for local device (default 2)
Remove Pairing	Remove Pairing Confirm	Remove pairing with a remote device
List Paired Devices	List of Paired Devices	Get list of paired devices stored in the LMX9838 data memory
Set Default Link Timeout	Set Default Link Timeout Confirm	Store default link supervision timeout
Get Default Link Timeout	Get Default Link Timeout Confirm	Get stored default link supervision timeout

12.0 Command Interface (continued)

Table 29. Local Bluetooth Settings (Continued)

Command	Event	Description
Force Master Role	Force Master Role Confirm	Enables/Disables the request for master role at incoming connections

Table 30. Local Service Database Configuration

Command	Event	Description
Store generic SDP Record	Store SDP Record Confirm	Create a new service record within the service database
Enable SDP Record	Enable SDP Record Confirm	Enable or disable SDP records
Delete All SDP Records	Delete All SDP Records Confirm	
Ports to Open	Ports to Open Confirmed	Specify the RFComm Ports to open on startup

Table 31. Local Hardware Commands

Command	Event	Description
Set Default Audio Settings	Set Default Audio Settings Confirm	Configure Default Settings for Audio Codec and Air Format, stored in NVS
Get Default Audio Settings	Get Default Audio Settings Confirm	Get stored Default Audio Settings
Set Event Filter	Set Event Filter Confirm	Configures the reporting level of the command interface
Get Event Filter	Get Event Filter Confirm	Get the status of the reporting level
Read RSSI	Read RSSI Confirm	Returns an indicator for the incoming signal strength
Change UART Speed	Change UART Speed Confirm	Set specific UART speed; needs proper ISEL pin setting
Change UART Settings	Change UART Settings Confirm	Change configuration for parity and stop bits
Test Mode	Test Mode Confirm	Enable Bluetooth, EMI test, or local loopback
Restore Factory Settings	Restore Factory Settings Confirm	
Reset	Dongle Ready	Soft reset
Firmware Upgrade		Stops the bluetooth firmware and executes the In-system-programming code
Set Clock Frequency	Set Clock Frequency Confirm	Write Clock Frequency setting in the NVS
Get Clock Frequency	Get Clock Frequency Confirm	Read Clock Frequency setting from the NVS
Set PCM Slave Configuration	Set PCM Slave Configuration Confirm	Write the PCM Slave Configuration in the NVS
Write ROM Patch	Write ROM Patch Confirm	Store ROM Patch in the Simply Blue module
Read Memory	Read Memory Confirm	Read from the internal RAM
Write Memory	Write Memory Confirm	Write to the internal RAM
Read NVS	Read NVS Confirm	Read from the NVS (EEPROM)
Write NVS	Write NVS Confirm	Write to the NVS (EEPROM)

Table 32. Initialization Commands

Command	Event	Description
Set Clock and Baudrate	Set Clock and Baudrate Confirm	Write Baseband frequency and Baudrate used
Enter Bluetooth Mode	Enter Bluetooth Mode Confirm	Request SimplyBlue module to enter BT mode

12.0 Command Interface *(continued)*

Table 32. Initialization Commands

Command	Event	Description
Set Clock and Baudrate	Set Clock and Baudrate Confirm	Write Baseband frequency and Baudrate used

Table 33. GPIO Control commands

Command	Event	Description
Set GPIO WPU	Set GPIO WPU Confirm	Enable/Disable weak pull up resistor on GPIOs
Get GPIO Input State	Get GPIO Input States Confirm	Read the status of the GPIOs
Set GPIO Direction	Set GPIO Direction Confirm	Set the GPIOs direction (Input, Output)
Set GPIO Output High	Set GPIO Output High Confirm	Set GPIOs Output to logical High
Set GPIO Output Low	Set GPIO Output Low Confirm	Set GPIOs Output to logical Low

13.0 Application notes

The different possibilities to power supply the LMX9838 depend on the IO interface logic level.

Figure 6 on page 25 represents an example of system functional schematic for the LMX9838 using a 3.0V to 3.3V IO interface.

Figure 7 on page 26 represents an example of system functional schematic for the LMX9838 using a 2.5V to 3.0V IO interface.

Figure 8 on page 27 represents an example of system functional schematic for the LMX9838 using a 1.8V to 2.5V IO interface.


Figure 9 on page 28 represents an example of system functional schematic for the LMX9838 using a 1.8V IO interface.

13.1 FILTERED POWER SUPPLY

It is important to provide the LMX9838 with adequate ground planes and a filtered power supply. It is highly recommended that a 2.2uF and a 100 nF bypass capacitor be placed as close as possible to the power supply pins VCC, MVCC, and VCC_IO.

13.2 FREQUENCY AND BAUDRATE SELECTION

OP3, OP4, OP5 can be strapped to the host logic 0 and 1 levels to set the host interface boot-up configuration. Alternatively all OP3, OP4, OP5 can be hardwired over 1k Ohm pullup/pulldown resistors. See Table 13 on page 11.




Notes:

Capacitor values C1 and C2 may vary depending on design and crystal manufacturer specification.

Figure 6. 3.0V to 3.3V Example Functional System Schematic

13.0 Application notes (continued)




Notes:

Capacitor values C1 and C2 may vary depending on design and crystal manufacturer specification.

MVCC can be connected to 3.0V and above in this configuration. Please see Table 8 on page 7 for recommended operating conditions.

Figure 7. 2.5V to 3.0V Example Functional System Schematic

13.0 Application notes (continued)


**Notes:**

Capacitor values C1 and C2 may vary depending on design and crystal manufacturer specification.

MVCC can be connected to 3.0V and above in this configuration. Please see Table 8 on page 7 for recommended operating conditions.

Figure 8. 1.8V to 2.5V Example Functional System Schematic

13.0 Application notes (continued)



Notes:

Capacitor values C1 and C2 may vary depending on design and crystal manufacturer specification.

MVCC can be connected to 3.0V and above in this configuration. Please see Table 8 on page 7 for recommended operating conditions.

Figure 9. 1.8V Example Functional System Schematic

LMX9838



15.0 Soldering

The LMX9838 bumps are designed to melt as part of the Surface Mount Assembly (SMA) process. In order to ensure reflow of all solder bumps and maximum solder joint reliability while minimizing damage to the package, recommended reflow profiles should be used.

Table 34, Table 35 and Figure 10 on page 31 provide the soldering details required to properly solder the LMX9838 to standard PCBs. The illustration serves only as a guide and National is not liable if a selected profile does not work.

See IPC/JEDEC J-STD-020C, July 2004 for more information

Table 34. Soldering Details

Parameter	Value
PCB Land Pad Diameter	13 mil
PCB Solder Mask Opening	19 mil
PCB Finish (HASL details)	Defined by customer or manufacturing facility
Stencil Aperture	17 mil
Stencil Thickness	5 mil
Solder Paste Used	Defined by customer or manufacturing facility
Flux Cleaning Process	Defined by customer or manufacturing facility
Reflow Profiles	See Figure 10 on page 31

Table 35. Classification Reflow Profiles^{a,b}

Profile Feature	NOPB Assembly
Average Ramp-Up Rate ($T_{S_{MAX}}$ to T_p)	3°C/second maximum
Preheat: Temperature Min ($T_{S_{MIN}}$) Temperature Max ($T_{S_{MAX}}$) Time ($t_{S_{MIN}}$ to $t_{S_{MAX}}$)	150°C 200°C 60–180 seconds
Time maintained above: Temperature (T_L) Time (t_L)	217°C 60–150 seconds
Peak/Classification Temperature (T_p)	250 + 0°C
Time within 5°C of actual Peak Temperature (t_p)	20–40 seconds
Ramp-Down Rate	6°C/second maximum
Time 25 °C to Peak Temperature	8 minutes maximum
Reflow Profiles	See Figure 10

a. See IPC/JEDEC J-STD-020C, July 2004.

b. All temperatures refer to the top side of the package, measured on the package body surface.

15.0 Soldering (continued)




Figure 10. Typical Reflow Profiles

16.0 Physical Dimensions

NO TRACES, VIAS, GND PLANE OR SILKSCREEN SHOULD BE LOCATED WITHIN THE DASHED AREA (10 x 17)




Figure 11. Recommended Land Pattern - "Dimensions are in Millimeter" () for reference only




Figure 12. Physical Dimensions - "Dimensions are in Millimeter" () for reference only

17.0 Top marking



18.0 Antenna Design recommendation

The LMX9838 has a built-in antenna allowing an easy integration of the module into a system. However the antenna

can easily be detuned if it is not placed correctly. Figure 13 shows the recommended design clearance.




Figure 13. Antenna Placement Guideline

19.0 FCC instructions

19.1 SAFETY INFORMATION FOR RF EXPOSURE

19.1.1 FCC Radiation Exposure Statement:

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. End users must follow the specific operating instructions for satisfying RF exposure compliance.

This device is intended only for OEM integrators under the following conditions:

1. The antenna must be installed such that 20cm is maintained between the antenna and users;

and

2. The transmitter module may not be co-located with any other transmitter or antenna.

IMPORTANT NOTE: In the event that these conditions cannot be met (for example certain laptop configurations or co-location with another transmitter), then the FCC authorization is no longer considered valid and the FCC ID cannot be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate FCC authorization.

19.1.2 End Product Labeling

This transmitter module is authorized only for use in devices where the antenna may be installed such that 20 cm may be maintained between the antenna and users. The final end product must be labeled in visible area with the following:

“Contains TX FCC ID: ED9LMX9838”

19.1.3 End Product Manual Information

The user manual for end users must include the following information in a prominent location:

“IMPORTANT NOTE:

To comply with FCC RF exposure compliance requirements, the antenna used for this transmitter must be installed to provide a separation distance of at least 20cm from all persons and must not be co-located or operating in conjunction with any other antenna or transmitter.”

19.2 RADIO FREQUENCY INTERFERENCE STATEMENT

19.2.1 INFORMATION TO THE USER

NOTE : This equipment has been tested and found to comply with the limits for a Class B digital device pursuant to Part 15 of the FCC Rules.

These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.

- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet of a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for assistance.

Changes or modification not expressly approved by the party responsible for Compliance could void the user's authority to operate the equipment. Connecting of peripherals requires the use of grounded shielded signal cables.

19.2.2 FCC Compliance Information

This device complies with Part 15 of FCC Rules.

Operation is subject to the following two conditions:

- 1) This device may not cause harmful interference, and
- 2) This device must accept any interference received, including interference that may cause undesired operation.

20.0 Datasheet Revision History

This section is a report of the revision/creation process of the datasheet for the LMX9838. Table 36 provides the

stages/definitions of the datasheet. Table 37 lists the revision history and Table 38 lists the specific edits to create the current revision.

Table 36. Documentation Status Definitions

Datasheet Status	Product Status	Definition
Advance Information	Formative or in Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data. Supplementary data will be published at a later date. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.S
No Identification Noted	Full production	This datasheet contains final specifications. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Obsolete	Not in Production	This datasheet contains specifications on a product that has been discontinued by National Semiconductor Corporation. The datasheet is printed for reference information only.

Table 37. Revision History

Revision # (PDF Date)	Revisions / Comments
0.1(November 05)	Advanced datasheet, initial release.
0.2 (April 06)	Preliminary datasheet, initial release
0.3 (May 06)	Preliminary Datasheet. Updated version
0.4 (September 06)	Preliminary Datasheet. Updated version
0.5 (November 06)	Preliminary Datasheet. Updated version
0.6 (February 07)	Preliminary Datasheet. Updated version
0.7 (March 07)	Preliminary Datasheet. Updated version
0.8 (March 07)	Preliminary Datasheet. Updated version
0.81 (May 07)	Preliminary Datasheet. Updated version
0.82 (June 07)	Preliminary Datasheet. Updated version

Table 38. Edits to Current Revision

Section	Revisions / Comments
All	<ul style="list-style-type: none"> Power consumption value updated from validation VCC_IO corrected between 1.8V-3.6V
Pad description	<ul style="list-style-type: none"> Modified formatting to avoid Pin confusion Modified XOSCEN pin description
General specification	<ul style="list-style-type: none"> Added note about VCC and VCC_IO to avoid backdrive supply Added ESD charge Device Model line
Digital Smart Radio	<ul style="list-style-type: none"> 32KHz section rewording for clearer description
Marketing Drawing	<ul style="list-style-type: none"> Updated Dimension and Land Pattern for REV B,C

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

Leadfree products are RoHS compliant.



**National Semiconductor
Americas Customer
Support Center**
Email: new.feedback@nsc.com
Tel: 1-800-272-9959

**National Semiconductor
Europe Customer Support Center**
Fax: +49 (0) 180-530 85 86
Email: europa.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Francais Tel: +33 (0) 1 41 91 8790

**National Semiconductor
Asia Pacific Customer
Support Center**
Email: ap.support@nsc.com

**National Semiconductor
Japan Customer Support Center**
Fax: 81-3-5639-7507
Email: jpn.feedback@nsc.com
Tel: 81-3-5639-7560

www.national.com