|
Defines |
#define | ADC_PRESCALER ADC_PRESCALER_8 |
| ADC prescaler used.
|
#define | ADC_RES_ALIGNMENT_BEMF (0 << ADLAR) |
| ADC result alignment for BEMF measurement.
|
#define | ADC_RES_ALIGNMENT_CURRENT (0 << ADLAR) |
| ADC result alignment for CURRENT measurement.
|
#define | ADC_RES_ALIGNMENT_REF_VOLTAGE (0 << ADLAR) |
| ADC result alignment for reference voltage measurement.
|
#define | ADC_RES_ALIGNMENT_SPEED_REF (0 << ADLAR) |
| ADC result alignment for speed reference measurement.
|
#define | ADC_TRIGGER_SOURCE ((1 << ADTS2) | (1 << ADTS1) | (0 << ADTS0)) |
| ADC trigger source: TC1 Overflow.
|
#define | ADC_ZC_THRESHOLD 371 |
| Zero-cross threshold.
|
#define | ADMUX_PA1 ((0 << MUX2) | (0 << MUX1) | (1 << MUX0)) |
#define | ADMUX_PA2 ((0 << MUX2) | (1 << MUX1) | (0 << MUX0)) |
#define | ADMUX_PA4 ((0 << MUX2) | (1 << MUX1) | (1 << MUX0)) |
#define | ADMUX_PA5 ((1 << MUX2) | (0 << MUX1) | (0 << MUX0)) |
#define | ADMUX_PA7 ((1 << MUX2) | (1 << MUX1) | (1 << MUX0)) |
#define | ADMUX_REF_VOLTAGE (ADC_REF_CHANNEL | ADC_RES_ALIGNMENT_REF_VOLTAGE | ADC_MUX_SPEED_REF) |
| ADMUX register value for reference voltage sampling.
|
#define | ADMUX_SPEED_REF (ADC_REF_CHANNEL | ADC_RES_ALIGNMENT_SPEED_REF | ADC_MUX_SPEED_REF) |
| ADMUX register value for speed reference sampling.
|
#define | ADMUX_U (ADC_REF_CHANNEL | ADC_RES_ALIGNMENT_BEMF | ADC_MUX_U) |
| ADMUX register value for channel U sampling.
|
#define | ADMUX_V (ADC_REF_CHANNEL | ADC_RES_ALIGNMENT_BEMF | ADC_MUX_V) |
| ADMUX register value for channel V sampling.
|
#define | ADMUX_W (ADC_REF_CHANNEL | ADC_RES_ALIGNMENT_BEMF | ADC_MUX_W) |
| ADMUX register value for channel W sampling.
|
#define | CCW 1 |
| Counterclockwise rotation flag. Used only in macros.
|
#define | CW 0 |
| Clockwise rotation flag. Used only in macros.
|
#define | DRIVE_PATTERN_STEP1_CCW ((1 << UL) | (1 << VH)) |
| Drive pattern for commutation step 1, CCW rotation.
|
#define | DRIVE_PATTERN_STEP1_CW ((1 << VH) | (1 << WL)) |
| Drive pattern for commutation step 1, CW rotation.
|
#define | DRIVE_PATTERN_STEP2_CCW ((1 << UL) | (1 << WH)) |
| Drive pattern for commutation step 2, CCW rotation.
|
#define | DRIVE_PATTERN_STEP2_CW ((1 << UH) | (1 << WL)) |
| Drive pattern for commutation step 2, CW rotation.
|
#define | DRIVE_PATTERN_STEP3_CCW ((1 << VL) | (1 << WH)) |
| Drive pattern for commutation step 3, CCW rotation.
|
#define | DRIVE_PATTERN_STEP3_CW ((1 << UH) | (1 << VL)) |
| Drive pattern for commutation step 3, CW rotation.
|
#define | DRIVE_PATTERN_STEP4_CCW ((1 << VL) | (1 << UH)) |
| Drive pattern for commutation step 4, CCW rotation.
|
#define | DRIVE_PATTERN_STEP4_CW ((1 << WH) | (1 << VL)) |
| Drive pattern for commutation step 4, CW rotation.
|
#define | DRIVE_PATTERN_STEP5_CCW ((1 << WL) | (1 << UH)) |
| Drive pattern for commutation step 5, CCW rotation.
|
#define | DRIVE_PATTERN_STEP5_CW ((1 << WH) | (1 << UL)) |
| Drive pattern for commutation step 5, CW rotation.
|
#define | DRIVE_PATTERN_STEP6_CCW ((1 << WL) | (1 << VH)) |
| Drive pattern for commutation step 6, CCW rotation.
|
#define | DRIVE_PATTERN_STEP6_CW ((1 << VH) | (1 << UL)) |
| Drive pattern for commutation step 6, CW rotation.
|
#define | EDGE_FALLING 1 |
| Zero crossing polarity flag value for falling zero crossing.
|
#define | EDGE_RISING 0 |
| Zero crossing polarity flag value for rinsing zero crossing.
|
#define | MAX_PWM_COMPARE_VALUE PWM_TOP_VALUE |
| The maximum allowed PWM compare value.
|
#define | MIN_PWM_COMPARE_VALUE 160 |
| The minimum allowed PWM compare value.
|
#define | PWM_TOP_VALUE 255 |
| Top value for the PWM timer.
|
#define | SET_TIMER0_INT_COMMUTATION SET_TIMER0_COMPA_INT |
| Macro that enable Timer/Counter0 interrupt responsible for commutation.
|
#define | STARTUP_PWM_COMPARE_VALUE 140 |
| PWM compare value used during startup.
|